OpenCores
URL https://opencores.org/ocsvn/mem_ctrl/mem_ctrl/trunk

Subversion Repositories mem_ctrl

[/] - Rev 18

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 - Made some changes not to expect clock during reset ... rudi 8216d 06h /
17 - Updated Documentation
- More Synthesis cleanup, mostly for speed
- Several bug fixes
- Changed code to avoid auto-precharge and
burst-terminate combinations (apparently illegal ?)
Now we will do a manual precharge ...		 rudi 8228d 06h /
16 - More Synthesis cleanup, mostly for speed
- Several bug fixes
- Changed code to avoid auto-precharge and
burst-terminate combinations (apparently illegal ?)
Now we will do a manual precharge ...		 rudi 8228d 06h /
15 Just minor test bench update, syncing all the files. rudi 8244d 08h /
14 Minor fixes to testbench ... rudi 8246d 07h /
13 Fixed Register reads
Tightened up timing for register rd/wr		 rudi 8284d 05h /
12 Changed Reset to be active high and async. rudi 8294d 08h /
11 *** empty log message *** rudi 8307d 19h /
10 Fixed the TMS register setup to be tight and correct. rudi 8316d 06h /
9 Many fixes for minor bugs that showed up in gate level simulations. rudi 8316d 06h /
8 - Changed IO names to be more clear.
- Uniquifyed define names to be core specific.
- Removed "Refresh Early" configuration		 rudi 8339d 00h /
7 Added Directory Tree Description to README file rudi 8342d 00h /
6 Added Memory controller spec rudi 8351d 00h /
5 *** empty log message *** rudi 8351d 01h /
4 1) Changed Directory Structure
2) Fixed several minor bugs		 rudi 8351d 01h /
3 This commit was manufactured by cvs2svn to create tag 'start'. 8427d 23h /
2 Created Directory Structure rudi 8427d 23h /
1 Standard project directories initialized by cvs2svn. 8427d 23h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.