OpenCores
URL https://opencores.org/ocsvn/mem_ctrl/mem_ctrl/trunk

Subversion Repositories mem_ctrl

[/] - Rev 26

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 Initial release rherveille 8147d 16h /
25 Initial release rherveille 8147d 16h /
24 *** empty log message *** rudi 8191d 18h /
23 *** empty log message *** rudi 8191d 18h /
22 Fixed several minor bugs, cleaned up the code further ... rudi 8191d 18h /
21 Updated Spec ... rudi 8198d 06h /
20 - Fixed combinatorial loops in synthesis
- Fixed byte select bug
rudi 8223d 02h /
19 *** empty log message *** rudi 8232d 01h /
18 - Made some changes not to expect clock during reset ... rudi 8233d 04h /
17 - Updated Documentation
- More Synthesis cleanup, mostly for speed
- Several bug fixes
- Changed code to avoid auto-precharge and
burst-terminate combinations (apparently illegal ?)
Now we will do a manual precharge ...
rudi 8245d 05h /
16 - More Synthesis cleanup, mostly for speed
- Several bug fixes
- Changed code to avoid auto-precharge and
burst-terminate combinations (apparently illegal ?)
Now we will do a manual precharge ...
rudi 8245d 05h /
15 Just minor test bench update, syncing all the files. rudi 8261d 06h /
14 Minor fixes to testbench ... rudi 8263d 05h /
13 Fixed Register reads
Tightened up timing for register rd/wr
rudi 8301d 04h /
12 Changed Reset to be active high and async. rudi 8311d 07h /
11 *** empty log message *** rudi 8324d 17h /
10 Fixed the TMS register setup to be tight and correct. rudi 8333d 05h /
9 Many fixes for minor bugs that showed up in gate level simulations. rudi 8333d 05h /
8 - Changed IO names to be more clear.
- Uniquifyed define names to be core specific.
- Removed "Refresh Early" configuration
rudi 8355d 23h /
7 Added Directory Tree Description to README file rudi 8358d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.