OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 89

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
89 updated vhdl files so now different clock frequencies are posible for the core and bus interface. JonasDC 4107d 09h /
88 small update on documentation, changed fault in axi control_reg JonasDC 4113d 10h /
87 updated documentation to version 1.4
core now supports the AXI4-Lite bus
JonasDC 4113d 11h /
86 update on previous JonasDC 4113d 11h /
85 changed so that reset now also affects slave register JonasDC 4113d 11h /
84 AXI-Lite interface updated, now tested and verified on Xilinx FPGA
renamed C_DEVICE parameter, because of conflicts with restricted parameter in xilinx XPS
JonasDC 4114d 19h /
83 now using values from mod_sim_exp_pkg instead of direct entity JonasDC 4116d 20h /
82 added first version of axi-lite interface and testbench for basic axi-lite operations, now under test JonasDC 4133d 16h /
81 updated files, now using the components of the mod_sim_exp_pkg instead of direct entity declaration JonasDC 4133d 16h /
80 renamed to version 1.1 to follow the versioning system JonasDC 4143d 10h /
79 Tag for version 1.3 (with new ram style JonasDC 4143d 10h /
78 updated documentation with new RAM style information JonasDC 4143d 10h /
77 found fault in code, now synthesizes normally JonasDC 4149d 08h /
76 testbench update JonasDC 4151d 19h /
75 made rw_address a vector of a fixed width JonasDC 4151d 19h /
74 removed C_NR_OP and C_NR_M from the generic of mod_sim_exp_core and made them contstants, because currently no other values than 4 an 2 resp. are supported/can be implemented. JonasDC 4154d 15h /
73 updated plb interface, mem_style and device generics added JonasDC 4155d 14h /
72 deleted old resources JonasDC 4156d 14h /
71 added synthesis report for altera and xilinx for the new ram.
added coregen sources for xilinx for primitive RAM
JonasDC 4156d 14h /
70 updated testbench for use with new core parameters
updated makefile, added new sources
JonasDC 4156d 14h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.