OpenCores
URL https://opencores.org/ocsvn/neo430/neo430/trunk

Subversion Repositories neo430

[/] - Rev 130

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
130 - bugfix in SPI module for CPHA=1 mode (thx to Thomas!) zero_gravity 2565d 23h /
129 - modified IMEM and DMEM to support arbitrary memory sizes zero_gravity 2610d 12h /
128 - minor edits zero_gravity 2616d 15h /
127 - added Q flag to the CPU status register to manually clear the pending IRQ buffer zero_gravity 2616d 15h /
126 zero_gravity 2617d 10h /
125 - new hardware version!
- updated bootloader
- changed SPI CS regiser bits to be high-active
- added byte swap macro
zero_gravity 2642d 11h /
124 - optimized byte enable computation (no more emulated shift required) zero_gravity 2643d 13h /
123 - bug-fixes / optimizations in Wishbone adapter
- added first CFU example template - a multiply-and-accumulate unit
zero_gravity 2643d 13h /
122 - all new hardware version!
- see the change log in the doc/NEO430.pdf file for more information
zero_gravity 2644d 10h /
121 - small, tiny, uncritical bug-fix ;) zero_gravity 2650d 12h /
120 - updated bootloader
- added new example application: Conway's game of life
zero_gravity 2665d 11h /
119 - updated control state machine - up to 10 percent more performance! zero_gravity 2672d 11h /
118 - small edit in Timer logic zero_gravity 2677d 12h /
117 - updated crt0.asm application start-up code zero_gravity 2685d 10h /
116 - re-added interrupt pin source mask for GPIO's pin.change interrupt
- updated documentary
zero_gravity 2685d 11h /
115 - bug-fix in boot address configuration zero_gravity 2691d 19h /
114 - minor edits in makefiles to preserve all sections for debugging (thx Niklas!) zero_gravity 2703d 17h /
113 - typo bug-fix zero_gravity 2728d 16h /
112 - small bug-fix in WB enable signal (thx niklas!) zero_gravity 2729d 15h /
111 - fixed small typo zero_gravity 2731d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.