OpenCores
URL https://opencores.org/ocsvn/neo430/neo430/trunk

Subversion Repositories neo430

[/] - Rev 173

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
173 - minor edits zero_gravity 1670d 20h /
172 - bootloader bug-fix
- cpu size optimizations
- readme.md optimizations
zero_gravity 1674d 12h /
171 - minor layout edits zero_gravity 1675d 05h /
170 - newest project version - see documentary's changelog zero_gravity 1675d 06h /
169 - re-init of repository zero_gravity 1675d 06h /
168 - re-init op repository zero_gravity 1675d 06h /
167 - added instruction set cheat sheet
- TWI module now supports clock stretching
zero_gravity 1711d 05h /
166 - updated doc with implementation results for Lattice ice40 ultraplus FPGA
- removed flto compiler switch from makefiles
zero_gravity 1717d 05h /
165 - updated makefiles
- minor edits
zero_gravity 1719d 09h /
164 - fixed linking issue with math.h in makefiles - floating point types and operations are now fully supported! zero_gravity 1727d 11h /
163 re-init of project's svn - final zero_gravity 1730d 07h /
162 re-init of project svn zero_gravity 1730d 07h /
161 - minor edits and updates zero_gravity 1975d 03h /
160 - added TWI module, split USART into sPI and UART modules zero_gravity 2032d 05h /
159 - fixed error in external IRQ latency
- fixed some typos in documentary
zero_gravity 2047d 07h /
158 fixed error in memory layout graphic zero_gravity 2073d 09h /
157 - IO devices can only be written in 16-bit mode
- updated Wishbone driver
zero_gravity 2086d 09h /
156 - fixed errors in interrupt vector addresses in doc/NEO430.pdf
- added common include path to main compile scripts
- changed implementation style of boot ROM for easier mapping onto block ram (quartus)
zero_gravity 2086d 11h /
155 added missing protection signals to axi bridge zero_gravity 2112d 16h /
154 - new memory layout, new max IMEM size: 48kB, new max DMEM size: 12kB zero_gravity 2136d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.