OpenCores
URL https://opencores.org/ocsvn/next186/next186/trunk

Subversion Repositories next186

[/] - Rev 18

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 nicer code ndumitrache 3975d 00h /
17 fixed OV/CY flags for IMUL ndumitrache 3983d 06h /
16 fixed OV/CY flags for IMUL ndumitrache 3983d 09h /
15 doc fix ndumitrache 3997d 00h /
14 generate invalid opcode exception for MOV FS and GS ndumitrache 4024d 23h /
13 fix PUSHA SP pushed stack value, which should be the one before PUSHA ndumitrache 4033d 09h /
12 fix IDIV when Q=0 ndumitrache 4068d 02h /
11 fix RET n alignment bug
fix TRAP interrupt acknowledge
updated specs
ndumitrache 4075d 09h /
10 fixed MUL/IMUL 8bit flags bug ndumitrache 4112d 02h /
9 fixed DAA,DAS bug ndumitrache 4130d 04h /
8 fixed DIV bug (exception on sign bit) ndumitrache 4174d 04h /
7 fixed REP CMPS/SCAS bug when interrupted on the <equal> item ndumitrache 4398d 10h /
6 updated CMPS/SCAS timing ndumitrache 4398d 11h /
5 Fixed CMPS/SCAS bug when interrupted on the <equal> item ndumitrache 4398d 11h /
4 comment fix ndumitrache 4413d 12h /
3 updated comments ndumitrache 4463d 10h /
2 v1.0 ndumitrache 4464d 03h /
1 The project and the structure was created root 4464d 09h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.