OpenCores
URL https://opencores.org/ocsvn/next186_soc_pc/next186_soc_pc/trunk

Subversion Repositories next186_soc_pc

[/] - Rev 11

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
11 ndumitrache 2324d 23h /
10 Adlib/OPL3 for Nexys4 board ndumitrache 2610d 21h /
9 ndumitrache 2671d 16h /
8 Lattice Mach XO2 + SDRAM port (FleaFPGA) ndumitrache 3676d 18h /
7 Disable interrupts in VESAMemControl callback ndumitrache 3800d 16h /
6 ndumitrache 3979d 23h /
5 updated Next186 CPU ndumitrache 3979d 23h /
4 fix BIOS int 1ah (Get system time) ndumitrache 4010d 23h /
3 ndumitrache 4014d 01h /
2 ndumitrache 4014d 01h /
1 The project and the structure was created root 4014d 17h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.