OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] - Rev 12

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
12 Help directory added dinesha 2746d 12h /
11 changed 32 bit to 8 bit register interface dinesha 2749d 03h /
10 EXTERNAL ROM option is removed dinesha 2750d 13h /
9 Modelsim golden log file dinesha 2760d 05h /
8 irun update for cadence flow dinesha 2760d 05h /
7 Uart test case cleanup dinesha 2760d 05h /
6 Uart Message Handler added into SVN and Uart fixs dinesha 2760d 08h /
5 Irun Rename dinesha 2761d 05h /
4 Irun update dinesha 2761d 05h /
3 GMAC related test cases are removed dinesha 2762d 05h /
2 Initial version;
1. Ported from turbo8051 core data base
1. Removed the GMAC related logic and verif componets
dinesha 2762d 05h /
1 The project and the structure was created root 2762d 09h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.