OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] - Rev 130

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
130 Fixed POP.B bug (see Bugtracker http://opencores.org/bug,assign,2137 ) olivier.girard 4490d 11h /
129 Update ChangeLog olivier.girard 4566d 12h /
128 Fixed CALL x(SR) bug (see Bugtracker http://opencores.org/bug,view,2111 ) olivier.girard 4566d 12h /
127 update changelog... olivier.girard 4602d 11h /
126 Remove freewrap642 directory.
Tools users now have to install TCL/TK instead.		 olivier.girard 4602d 11h /
125 update changelog... olivier.girard 4616d 14h /
124 Improved gdbproxy robustness.
Create a workaround to prevent GDB from freezing when single-stepping on a LPMx or a "JMP $-0" instruction.		 olivier.girard 4617d 01h /
123 update changelog... olivier.girard 4638d 13h /
122 Add coverage report generation (NCVERILOG only)
Add support for the ISIM Xilinx simulator.		 olivier.girard 4638d 13h /
121 Add a new FPGA example for the LX9 Microboard from Avnet.
Many thanks to Ricardo Ribalda Delgado for his contribution on this one :-)		 olivier.girard 4710d 13h /
120 update tools changelog... olivier.girard 4741d 20h /
119 Slight improvement of the gdbproxy to improve the support of the EMBSYSREGVIEW Eclipse plugin. olivier.girard 4741d 20h /
118 Changelog update (move to modified BSD license). olivier.girard 4742d 14h /
117 To facilitate commercial adoption of the openMSP430, the core has moved to a modified BSD license. olivier.girard 4742d 14h /
116 Update documentation to reflect the latest core updates. olivier.girard 4758d 14h /
115 Add linker script example. olivier.girard 4767d 13h /
114 Improved the VerifyCPU_ID procedure. olivier.girard 4770d 13h /
113 Created ChangeLog files... olivier.girard 4771d 13h /
112 Modified comment. olivier.girard 4775d 12h /
111 Re-organized the "openMSP430_defines.v" file.
Re-defined the CPU_ID register of the debug interface (in particular to support custom user versioning).
Added RTL configuration possibility to expand the peripheral address space from 512B (0x0000 to 0x0200) to up to 32kB (0x0000 to 0x8000).
As a consequence the per_addr bus width goes from 8 to 14 bits and the peripherals address decoders have been updated accordingly.		 olivier.girard 4776d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.