OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] - Rev 180

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
180 Add new ASIC_CLOCKING configuration option to allow ASIC implementations with FPGA clocking scheme.
Thanks to Sebastien Van Cauwenberghe's contribution :-)
olivier.girard 4121d 08h /
179 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)
olivier.girard 4130d 08h /
178 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)
olivier.girard 4130d 08h /
177 Update ChangeLog olivier.girard 4147d 08h /
176 Update FPGA projects with latest openMSP430 core RTL olivier.girard 4147d 08h /
175 Update hardware breakpoint unit with the followings:
- fixed hardware breakpoint bug with CALL instructions.
- modified data read watchpoint behavior to also trigger with read/modify/write instructions.
- removed unused ports.
olivier.girard 4147d 08h /
174 Cleanup dmem_wr generation logic. Important note: this is not a bug fix, only beautification. olivier.girard 4147d 08h /
173 Update ChangeLog olivier.girard 4181d 07h /
172 GDB-Proxy now supports multi-core systems as well as hardware and software memory breakpoints.
It is to be noted that in a multi-core environment, software breakpoints can be configured for shared or dedicated program memory topologies.
olivier.girard 4181d 07h /
171 Update in order to add Hardware breakpoint support.
Hardware breakpoint are here only added for development purpose in order to add multi-core features as well as software & hardware breakpoint support to the GDB-Proxy.
olivier.girard 4181d 07h /
170 Update ChangeLog olivier.girard 4202d 09h /
169 Update the Mini-debugger with multi-core support.
Up to quad core systems are now supported by the GUI.
olivier.girard 4202d 09h /
168 Add missing second oMSP system. olivier.girard 4202d 09h /
167 Update LX9 Microboard FPGA example.
It now includes a dual-core oMSP system with a shared 16kB program memory.
Each core has its own 2kB data memory and an additional 2kB shared data memory.
olivier.girard 4202d 09h /
166 Update documentation with new I2C based serial debug interface olivier.girard 4211d 08h /
165 Add missing I2C address in the README file. olivier.girard 4216d 09h /
164 Update ChangeLog olivier.girard 4243d 08h /
163 Fixed font handling problem olivier.girard 4243d 08h /
162 Add some more SVN ignore patterns.
Update testbench.
olivier.girard 4254d 08h /
161 add some SVN ignore patterns olivier.girard 4254d 08h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.