OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] - Rev 76

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
76 Add possibility to simulate C code within the "core" environment. olivier.girard 4945d 19h /
75 Update development tools windows executable to support memories whose size are not a power of 2. olivier.girard 5027d 19h /
74 Update serial debug interface to support memories with a size which is not a power of 2.
Update the software tools accordingly.
olivier.girard 5027d 20h /
73 Update all bash scripts headers with "#!/bin/bash" instead of "#!/bin/sh".
This will prevent compatibility problems in systems where bash isn't the default shell.
olivier.girard 5052d 21h /
72 Expand configurability options of the program and data memory sizes. olivier.girard 5054d 21h /
71 Update the FPGA example projects with the newer openMSP430 core including the hardware multiplier. olivier.girard 5201d 20h /
70 Add Area and Speed documentation. olivier.girard 5201d 23h /
69 Update HTML documentation with 16x16 hardware multiplier info. olivier.girard 5202d 03h /
68 Update synthesis scripts with the hardware multiplier support. olivier.girard 5202d 04h /
67 Added 16x16 Hardware Multiplier. olivier.girard 5202d 04h /
66 The peripheral templates are now under BSD license.
Developers of new peripherals based on these templates won't have to disclose their code.
olivier.girard 5202d 08h /
65 Add possibility to disable waveform dumping by setting the OMSP_NODUMP environment variable to 1. olivier.girard 5212d 18h /
64 Add Actel synthesis environment for size and speed analysis. olivier.girard 5223d 04h /
63 Add Altera synthesis environment for size and speed analysis. olivier.girard 5223d 04h /
62 Add Xilinx synthesis environment for size&speed analysis. olivier.girard 5223d 06h /
61 Update openMSP430 rtl. olivier.girard 5233d 18h /
60 Cleanup of the PC (R0) generation logic.
Formal equivalence was shown between the new and old code with Synopsys' Formality (to make sure that nothing has been broken :-P ).
olivier.girard 5233d 19h /
59 Update the FPGA projects with the latest core design updates. olivier.girard 5235d 17h /
58 Update the debug hardware breakpoint verification patterns to reflect the latest design updates. olivier.girard 5235d 17h /
57 Update design to exclude the range mode from the debug hardware breakpoint units. As this feature is not used by GDB, it has been disabled in order to improve the timings and save a bit of area/utilisation.
Note that if required, this feature can be re-enabled through the `HWBRK_RANGE define located in the "openMSP430_defines.v" file.
olivier.girard 5235d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.