OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 132

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
132 This fixes files formatted with DOS line endings (something that should be sorted out outside SVN). jeremybennett 5118d 21h /
131 This brings the OpenRISC repository for GDB 6.8 into line with the patched
tool which is distributed. Missing Makefile.in and configure files are added.		 jeremybennett 5118d 21h /
130 Updating uclibc patch julius 5120d 00h /
129 Previous commit was before saving file. jeremybennett 5120d 21h /
128 Tagging the 0.4.0rc2 candidate release of Or1ksim jeremybennett 5120d 21h /
127 New config option to allow l.xori with unsigned operand. jeremybennett 5120d 21h /
126 More explanation of l.xori. jeremybennett 5120d 21h /
125 Update to specification of l.xori. jeremybennett 5121d 04h /
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5121d 17h /
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5121d 21h /
122 Added l.ror and l.rori with associated tests. jeremybennett 5122d 17h /
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5122d 18h /
120 Documents exception generation by l.jalr and l.jr jeremybennett 5122d 18h /
119 Updated to clarify exceptions for division and details of multiplication. jeremybennett 5123d 05h /
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5123d 14h /
117 Updates on l.ff1, l.fl1 and l.maci. jeremybennett 5125d 17h /
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5125d 17h /
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5126d 17h /
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5126d 18h /
113 Updates to exception handling for l.add and l.div jeremybennett 5127d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.