OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] - Rev 475

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
475 ORPSoC main simulation makefile tidy up, addition of BSS test to cbasic test, addition or o1ksim config files for each board build, modification of BSS symbols in linker script and crt0. julius 5005d 07h /
474 uC/OS-II port linker flags updated. julius 5005d 13h /
473 Fix typos in tool chain build script. Add build script for BusyBox/uClibc/Linux. Delete obsolete scripts, improve board description for test, add -pthread flag to GCC for Linux. jeremybennett 5006d 08h /
472 Various changes which improve the quality of the tracing. jeremybennett 5006d 09h /
471 Adding ucos-ii port. julius 5008d 12h /
470 ORPSoC OR1200 crt0 updates. julius 5009d 07h /
469 newlib update - added zeroing of r0 to crt0.S julius 5010d 08h /
468 ORPSoC update:
Added USER_ELF and USER_VMEM options to reference design simulation scripts.
Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path
ML501's board.h bootrom default now boot from SPI		 julius 5010d 08h /
467 ORPmon - bug fixes and clean up. julius 5011d 06h /
466 ORPSoC updates:
Add new test to determine processor's capabilities.
Fix up typo in example in spiflash app README		 julius 5011d 12h /
465 ORPSoC SPI flash load Makefile and README updates. julius 5012d 02h /
464 More ORPmon updates. julius 5012d 03h /
463 ORPmon update julius 5012d 05h /
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.		 julius 5012d 10h /
461 Updated to be much stricter about usage. jeremybennett 5014d 06h /
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 5014d 07h /
459 Add option to bld-all.sh to explicitly set control load of make, and fix typos. julius 5014d 13h /
458 or1ksim testsuite updates julius 5015d 11h /
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 5024d 02h /
456 ORPSoCv2 or1200 - SPRs module format and comment update. Or1200 monitor Verilog now displays report and exit l.nops to stdout by default. julius 5024d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.