OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1068

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1068 Minimum packet length cheching changed to present the real hw. simons 7883d 22h /
1067 Changed main structure. rherveille 7886d 13h /
1066 readme updated markom 7886d 14h /
1065 Removed trailing ' \' used to continue code on the next line.
This caused problems with some compilers.
rherveille 7889d 10h /
1064 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7890d 03h /
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7890d 03h /
1062 few cuc bugs fixed markom 7896d 12h /
1061 ELF sym loading improved markom 7897d 09h /
1060 cuc sw loading bug fixed markom 7910d 08h /
1059 several cuc bugs fixed; different verilog cuc file naming markom 7910d 08h /
1058 Different memory controller. simons 7921d 02h /
1057 Different memory controller. simons 7921d 02h /
1056 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7921d 20h /
1055 Removed obsolete comment. lampret 7921d 20h /
1054 Fixed a combinational loop. lampret 7921d 20h /
1053 Disabled cache inhibit atttribute. lampret 7921d 20h /
1052 Delayed wb_err_o. Disabled wb_ack_o when wb_err_o is asserted. lampret 7921d 20h /
1051 HUGE VOODOO BUG FIXED ivang 7924d 04h /
1050 Added help for "breaks" command. ivang 7924d 06h /
1049 Added "breaks" command that prints all set breakpoints. ivang 7924d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.