OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1081

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1081 or32-uclinux tool chain have to be used to build the testbench. simons 7888d 07h /
1080 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7889d 00h /
1079 RAMs wrong connected to the BIST scan chain. mohor 7889d 00h /
1078 Previous check-in was done by mistake. mohor 7889d 02h /
1077 Signal scanb_sen renamed to scanb_en. mohor 7889d 02h /
1076 channels integration rprescott 7889d 19h /
1075 channels integration rprescott 7889d 19h /
1074 channels integration rprescott 7889d 20h /
1073 channels support rprescott 7891d 22h /
1072 Added me ;-) rprescott 7891d 22h /
1071 This commit was manufactured by cvs2svn to create tag 'richard_0_1'. 7891d 23h /
1070 Channels (fd,file,xterm) first import rprescott 7891d 23h /
1069 Signal scanb_eni renamed to scanb_en mohor 7892d 18h /
1068 Minimum packet length cheching changed to present the real hw. simons 7893d 16h /
1067 Changed main structure. rherveille 7896d 07h /
1066 readme updated markom 7896d 07h /
1065 Removed trailing ' \' used to continue code on the next line.
This caused problems with some compilers.
rherveille 7899d 04h /
1064 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7899d 21h /
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7899d 21h /
1062 few cuc bugs fixed markom 7906d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.