OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1113

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1113 Typos by Maria Bolado lampret 7806d 01h /
1112 Updated sensitivity list for trace buffer [only relevant for Xilinx FPGAs] lampret 7812d 01h /
1111 Small fix for path of tth binary. lampret 7821d 08h /
1110 Re-generated. lampret 7821d 08h /
1109 Temp files should rather not be in the cvs repository. lampret 7821d 09h /
1108 Errors fixed. lampret 7821d 09h /
1107 Updatded and improved formatting. lampret 7821d 09h /
1106 Cache invalidate bug fixed again (it was ok before). simons 7855d 13h /
1105 Added WB b3 signals lampret 7856d 20h /
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7856d 20h /
1103 sync problem in cuc not yet fixed markom 7861d 14h /
1102 few cuc bug fixes markom 7861d 14h /
1101 cuc now compiles markom 7861d 17h /
1100 cvs problem fixed markom 7861d 17h /
1099 cvs bug fixed markom 7861d 17h /
1098 small bug in cuc fixed markom 7861d 17h /
1097 Cache invalidate bug fixed. simons 7862d 07h /
1096 An example of SW and RTL regression log because many people asked for. lampret 7868d 05h /
1095 eval_reg replaced with the new evalsim_reg32 lampret 7869d 01h /
1094 sys/time.h might not be available for or1k target lampret 7869d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.