OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1189

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1189 This commit was manufactured by cvs2svn to create tag 'rel_13'. 7586d 04h /
1188 Added support for rams with byte write access. simons 7586d 04h /
1187 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7587d 03h /
1186 Added support for rams with byte write access. simons 7587d 03h /
1185 This commit was manufactured by cvs2svn to create tag 'rel_11'. 7593d 20h /
1184 Scan signals mess fixed. simons 7593d 20h /
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7598d 11h /
1182 This commit was manufactured by cvs2svn to create tag 'VER_5_3'. 7598d 13h /
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7598d 13h /
1180 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7601d 23h /
1179 BIST interface added for Artisan memory instances. simons 7601d 23h /
1178 avoid another immu exception that should not happen phoenix 7631d 10h /
1177 more informative output phoenix 7632d 17h /
1176 Added comments. damonb 7633d 08h /
1175 Added three missing wire declarations. No functional changes. lampret 7633d 11h /
1174 fix for immu exceptions that never should have happened phoenix 7634d 12h /
1173 Added QMEM. lampret 7635d 20h /
1172 Added embedded memory QMEM. lampret 7635d 21h /
1171 Added embedded memory QMEM. lampret 7635d 21h /
1170 Added support for l.addc instruction. csanchez 7642d 16h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.