OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1291

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1291 Changed behavior of the simulation generic models lampret 7331d 07h /
1290 added more operands phoenix 7351d 02h /
1289 Add error-checking; get through gcc -Wall; tidy Makefile partain 7351d 11h /
1288 By default l.cust5 insns are disabled lampret 7361d 05h /
1287 Added test case for l.cust5 custom instructions lampret 7361d 06h /
1286 Changed desciption of the l.cust5 insns lampret 7361d 06h /
1285 Changed desciption of the l.cust5 insns lampret 7361d 06h /
1284 Added some l.cust5 custom instructions as example lampret 7361d 06h /
1283 configuration update phoenix 7361d 23h /
1282 Gries Ulrich: mac address fix, use of kernel crc phoenix 7361d 23h /
1281 add rudimentary install target, and make program targets more make-idiomatic partain 7365d 07h /
1280 minor $(CC) and spelling patch from Will Partain markom 7380d 19h /
1279 This commit was manufactured by cvs2svn to create tag 'LINUX_2_4_26_OR32'. 7383d 03h /
1278 OpenRISC Linux 2.4.26 initial import phoenix 7383d 03h /
1277 SRAM gets properly initialized markom 7385d 18h /
1276 OpenRISC Linux 2.4.26 initial import phoenix 7385d 22h /
1275 OpenRISC Linux 2.4.26 initial import phoenix 7385d 23h /
1274 jp2 protocol matches new dbg_interface changes markom 7386d 12h /
1273 Add support for 512B instruction cache. simont 7392d 14h /
1272 aclocal, autoconf and automake dependency problem solved (so it doesn't do automatic update of aclocal, configure and Makefile.in files) jurem 7395d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.