OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1338

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1338 l.ff1 instruction added andreje 7112d 13h /
1337 du_hwbkpt disabled when debug unit not implemented andreje 7116d 19h /
1336 sign/zero extension for l.sfxxi instructions corrected andreje 7116d 19h /
1335 flag for l.cmov instruction added andreje 7116d 19h /
1334 l.ff1 and l.cmov instructions added andreje 7116d 19h /
1333 gcc 3.4 compile fix phoenix 7127d 14h /
1332 gcc 3.4.3 compile fix phoenix 7131d 08h /
1331 jtag bugfix phoenix 7136d 07h /
1330 jtag bugfix phoenix 7136d 08h /
1329 Synplify synthesis script first import jcastillo 7140d 18h /
1328 This commit was manufactured by cvs2svn to create tag 'arelease'. 7141d 12h /
1327 Firt import of OR1200 over Celoxica RC203 platform jcastillo 7141d 12h /
1326 This commit was manufactured by cvs2svn to create tag 'UCLIBC_0_9_26'. 7172d 06h /
1325 Initial import of uClibc-0.9.26 phoenix 7172d 06h /
1324 memory access functions fixes phoenix 7194d 06h /
1323 Adrian Wise: or1ksim bugfix & Solaris build phoenix 7195d 13h /
1322 Christian Krauses bugfixes phoenix 7196d 15h /
1321 some tests rely on exit(0) as a last std output text to pass phoenix 7198d 06h /
1320 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7200d 06h /
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7200d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.