OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1505

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1505 Make output clearer nogj 6952d 22h /
1504 Use proper types nogj 6952d 22h /
1503 Move loopback handling out of uart_clock16 nogj 6952d 22h /
1502 Move interrupt handling out of uart_clock16 nogj 6952d 22h /
1501 Move RX logic out of uart_clock16 nogj 6952d 22h /
1500 Move vapi command handling out of uart_clock16 nogj 6952d 23h /
1499 Move TX logic out of uart_clock16 nogj 6952d 23h /
1498 Correct a couple of tests nogj 6952d 23h /
1497 Print more verbose ouput nogj 6952d 23h /
1496 Don't issue a pending interrupt when it has already been cleared nogj 6952d 23h /
1495 Added support for SMC91111 Ethernet LAN Chip jcastillo 6967d 01h /
1494 Added support for ethernet chip jcastillo 6972d 23h /
1493 Make simprintf use the new debugging functions nogj 6976d 04h /
1492 Make the vapi use the new debugging functions nogj 6976d 04h /
1491 Make the dma peripheral use the new debugging functions nogj 6976d 04h /
1490 Make the mc peripheral use the new debugging functions nogj 6976d 04h /
1489 Make the gpio use the new debugging functions nogj 6976d 04h /
1488 Make the ata peripheral use the new debugging functions nogj 6976d 04h /
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 6976d 04h /
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.
nogj 6981d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.