OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1627

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1627 First Import of RC20x uClinux jcastillo 6738d 11h /
1626 First Import of uClinux for RC20x board jcastillo 6738d 11h /
1625 First Import of uClinux for RC20x board jcastillo 6738d 11h /
1624 First Import of uClinux for RC20x board jcastillo 6738d 12h /
1623 First Import of uClinux for RC20x board jcastillo 6738d 12h /
1622 First Import of uClinux for RC20x board jcastillo 6738d 12h /
1621 First Impot jcastillo 6738d 13h /
1620 Added SMC91C111 LAN Chip Interruption to work with uClinux jcastillo 6743d 09h /
1619 Fixed types in function declaration jcastillo 6743d 14h /
1618 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 6743d 20h /
1617 *** empty log message *** phoenix 6743d 21h /
1616 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 6743d 21h /
1615 *** empty log message *** phoenix 6743d 21h /
1614 CI should not be set in dMMU translation tables or one gets different behaviour with dMMU on or off in case data cache is enabled. care should be taken for addresses higher than 0x7fff_ffff where the situation is just reversed. (since or1200 does not cache upper half of address space if there is no dMMU) phoenix 6753d 21h /
1613 change default phoenix 6759d 07h /
1612 major optimizations for or32 target phoenix 6759d 07h /
1611 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc2'. 6762d 08h /
1610 Update ChangeLog nogj 6762d 08h /
1609 0.2.0-rc2 release nogj 6762d 09h /
1608 Avoid scheduleing too many jobs, potentially underflowing the scheduler stack nogj 6763d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.