OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 212

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
212 Added DMA erez 8334d 09h /
211 Added check for "long long" erez 8334d 09h /
210 Updated debug. More cleanup. Added MAC. lampret 8337d 15h /
209 Update debug. lampret 8339d 20h /
208 Initial checkin with working port to or1k chris 8341d 07h /
207 Several major changes to allow gdb to work with an Or1k implementation
that does not need a writeable PC. This version will use the breakpoint
vector and install a new vector into the EPC register, and then single
step out of the breakpoint exception. The breakpoint exception vector
must include only 2 commands: l.rfe and l.nop. Anything else and this
gdb version will fail w/ or1ksim.
chris 8341d 11h /
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.
chris 8341d 11h /
205 Adding debug capabilities. Half done. lampret 8345d 15h /
204 Added function prototypes to stop gcc from complaining erez 8348d 06h /
203 Updated from xess branch. lampret 8349d 20h /
202 changed configure.in and acconfig.h to check for long long
reran autoheader & autoconf
erez 8355d 03h /
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8355d 03h /
200 Initial import simons 8358d 10h /
199 Initial import simons 8358d 12h /
198 Moved from testbench.old simons 8360d 23h /
197 This is not used any more. simons 8360d 23h /
196 Configuration SPRs added. simons 8360d 23h /
195 New test added. simons 8360d 23h /
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.
chris 8361d 07h /
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.
chris 8361d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.