OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 221

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8282d 01h /
220 Fixed parameters in generic sprams. lampret 8283d 16h /
219 Fixed sensitivity list. lampret 8284d 18h /
218 Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF. lampret 8284d 18h /
217 Fixed some synthesis warnings. Configured with caches and MMUs. lampret 8286d 12h /
216 No longer needed. lampret 8291d 23h /
215 MP3 version. lampret 8291d 23h /
214 Removed redundant "long long" checks erez 8302d 01h /
213 Added test5 for DMA erez 8302d 02h /
212 Added DMA erez 8302d 02h /
211 Added check for "long long" erez 8302d 02h /
210 Updated debug. More cleanup. Added MAC. lampret 8305d 07h /
209 Update debug. lampret 8307d 12h /
208 Initial checkin with working port to or1k chris 8309d 00h /
207 Several major changes to allow gdb to work with an Or1k implementation
that does not need a writeable PC. This version will use the breakpoint
vector and install a new vector into the EPC register, and then single
step out of the breakpoint exception. The breakpoint exception vector
must include only 2 commands: l.rfe and l.nop. Anything else and this
gdb version will fail w/ or1ksim.
chris 8309d 04h /
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.
chris 8309d 04h /
205 Adding debug capabilities. Half done. lampret 8313d 07h /
204 Added function prototypes to stop gcc from complaining erez 8315d 23h /
203 Updated from xess branch. lampret 8317d 12h /
202 changed configure.in and acconfig.h to check for long long
reran autoheader & autoconf
erez 8322d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.