OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 260

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
260 Replaced some 8-bit memory access with 32-bit erez 8248d 21h /
259 Removed tick/Makefile, which is generated anyway erez 8248d 23h /
258 Added Ethernet test; renamed dma to dmatest; commented out missing pic.c erez 8249d 00h /
257 Added initial Ethernet simulation (only TX as yet) erez 8249d 00h /
256 fixed masked_increase() in dma.c erez 8249d 00h /
255 mtspr() now correctly sets value to register erez 8249d 03h /
254 Made error report more verbose erez 8249d 03h /
253 Made macros slightly more robust erez 8249d 03h /
252 Fixed typo erez 8249d 03h /
251 "Granularity" bugfix erez 8249d 03h /
250 This commit was manufactured by cvs2svn to create tag 'or1ksim-ss-20000302'. 8251d 13h /
249 This commit was manufactured by cvs2svn to create tag 'or1k-1_0'. 8251d 13h /
248 First import. cvs 8251d 13h /
247 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.
jrydberg 8251d 13h /
246 This commit was manufactured by cvs2svn to create branch 'oc'. 8251d 13h /
245 Initial revision cvs 8251d 13h /
244 removed some ugly absolete code from parse.c markom 8254d 08h /
243 sample config script added markom 8254d 08h /
242 removed GlobalMode markom 8254d 08h /
241 "make install" now works markom 8255d 08h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.