OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 353

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
353 Cashes disabled. simons 8258d 11h /
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8259d 14h /
351 Fixed some l.trap typos. lampret 8259d 16h /
350 For GDB changed single stepping and disabled trap exception. lampret 8259d 17h /
349 Some bugs regarding cache simulation fixed. simons 8261d 05h /
348 Added instructions on how to build configure. ivang 8262d 13h /
347 Added CRC32 calculation to Ethernet erez 8263d 11h /
346 Improved Ethernet simulation erez 8263d 12h /
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8263d 12h /
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8263d 14h /
343 Small touches to test programs erez 8263d 16h /
342 added exception vectors to support and modified section names markom 8264d 13h /
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8264d 15h /
340 Added hpint vector lampret 8264d 15h /
339 Added setpc test lampret 8264d 16h /
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8264d 16h /
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8264d 16h /
336 VAPI works markom 8265d 11h /
335 some small bugs fixed markom 8265d 12h /
334 removed vapi client file markom 8265d 15h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.