OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 492

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
492 uart THRE interrupt immedialty after write to IER markom 8226d 11h /
491 pc command fixed markom 8227d 06h /
490 clkcycle parsing problem fixed markom 8227d 07h /
489 blank page at beginning and at the end of the isa doc. markom 8227d 07h /
488 *** empty log message *** ivang 8227d 11h /
487 Lectored english descriptions by Bob Gardner-Medwin. Thanks Bob! markom 8227d 12h /
486 Updated documentation in default sim.cfg erez 8227d 12h /
485 gdb.h moved to debug dir; except.ld renamed to default.ld markom 8227d 14h /
484 Changed to support execution from various addresses. simons 8228d 02h /
483 Implemented some GPIO tests erez 8228d 03h /
482 profiling uses l.jr instead of obsolete l.jalr markom 8228d 06h /
481 -f bug fixed markom 8228d 06h /
480 RTL_SIM define added for shorter simulation runtime. simons 8228d 06h /
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8228d 07h /
478 Started adding acv_gpio testbench erez 8228d 07h /
477 Improved multi-id vapi logs (i.e. GPIO) erez 8228d 07h /
476 Fixed warnings. ivang 8228d 08h /
475 l.jalr r9 is not used any more. simons 8228d 09h /
474 Updated building instructions. or1.h not used anymore. ivang 8228d 09h /
473 Added test flag templates. ivang 8228d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.