OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 566

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
566 Fast sim switch fixed. simons 8181d 21h /
565 Regular update for new test cases. lampret 8181d 23h /
564 Updated test cases to use l.nop K instead of l.mtspr 0x1234 and l.sys 20x. lampret 8181d 23h /
563 Added debug model for testing du. Updated or1200_monitor. lampret 8181d 23h /
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8181d 23h /
561 Tick timer is not connected to PIC. simons 8182d 12h /
560 some code cleanup markom 8184d 20h /
559 Fixed bug in SET_FIELD macro. (setting register field to 0 is not such a good idea) ivang 8185d 16h /
558 nop statistics removed markom 8185d 18h /
557 some optimizations; fsim running at 2MIPS; pm section added to config; configure bug fixed markom 8185d 19h /
556 support for SPR_SR_EP added; cpu.sr added to config markom 8185d 22h /
555 stats 1 requirement bug fixed markom 8185d 22h /
554 memory fill bug fixed markom 8185d 22h /
553 FLASH and RAM were named incorrectly markom 8185d 22h /
552 Added option to read configuration from MC.
Fixed bugs in address calculation.
ivang 8186d 14h /
551 fsim runs 4 times faster than sim markom 8186d 15h /
550 deprecated GDB_ENABLED and DEBUG_ENABLED macros removed markom 8186d 16h /
549 enabled parameters removed from devices, which also have number of devices; command line --output-cfg parameter added markom 8186d 16h /
548 update of mprofiler markom 8186d 19h /
547 memory profiler added markom 8186d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.