OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 571

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
571 Changed alignment exception EPCR. Not tested yet. lampret 8189d 03h /
570 Fixed order of syscall and range exceptions. lampret 8189d 05h /
569 Default ASIC configuration does not sample WB inputs. lampret 8189d 15h /
568 include command added to cfg script markom 8189d 15h /
567 Commit lapsus fixed. simons 8189d 15h /
566 Fast sim switch fixed. simons 8189d 16h /
565 Regular update for new test cases. lampret 8189d 18h /
564 Updated test cases to use l.nop K instead of l.mtspr 0x1234 and l.sys 20x. lampret 8189d 18h /
563 Added debug model for testing du. Updated or1200_monitor. lampret 8189d 18h /
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8189d 18h /
561 Tick timer is not connected to PIC. simons 8190d 07h /
560 some code cleanup markom 8192d 15h /
559 Fixed bug in SET_FIELD macro. (setting register field to 0 is not such a good idea) ivang 8193d 11h /
558 nop statistics removed markom 8193d 13h /
557 some optimizations; fsim running at 2MIPS; pm section added to config; configure bug fixed markom 8193d 14h /
556 support for SPR_SR_EP added; cpu.sr added to config markom 8193d 16h /
555 stats 1 requirement bug fixed markom 8193d 17h /
554 memory fill bug fixed markom 8193d 17h /
553 FLASH and RAM were named incorrectly markom 8193d 17h /
552 Added option to read configuration from MC.
Fixed bugs in address calculation.
ivang 8194d 08h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.