OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 581

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
581 Several changes to make uclinux to work on xess board. simons 8240d 04h /
580 strsave changed to xstrdup markom 8240d 10h /
579 This commit was manufactured by cvs2svn to create tag 'start'. 8241d 07h /
578 Insight markom 8241d 07h /
577 info spr fixed markom 8242d 03h /
576 some risc test added markom 8242d 03h /
575 Not needed to be compiled with -O2 optimization any more. simons 8242d 06h /
574 fixed some tests to work markom 8242d 08h /
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8242d 11h /
572 Some new bugs fixed. simons 8242d 20h /
571 Changed alignment exception EPCR. Not tested yet. lampret 8242d 20h /
570 Fixed order of syscall and range exceptions. lampret 8242d 22h /
569 Default ASIC configuration does not sample WB inputs. lampret 8243d 08h /
568 include command added to cfg script markom 8243d 09h /
567 Commit lapsus fixed. simons 8243d 09h /
566 Fast sim switch fixed. simons 8243d 09h /
565 Regular update for new test cases. lampret 8243d 11h /
564 Updated test cases to use l.nop K instead of l.mtspr 0x1234 and l.sys 20x. lampret 8243d 11h /
563 Added debug model for testing du. Updated or1200_monitor. lampret 8243d 11h /
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8243d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.