OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 592

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
592 Added int_test. lampret 8195d 22h /
591 Added support for reading XILINX_RAM32X1D register file. lampret 8195d 22h /
590 Added test case for testing NPC read bug when doing single-step. lampret 8195d 22h /
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8195d 22h /
588 New test added. simons 8196d 12h /
587 gdb messages disabled markom 8196d 14h /
586 ROM version is default. simons 8196d 15h /
585 This file is not used any more. simons 8196d 16h /
584 This files are not ment to be here. simons 8196d 16h /
583 Several changes to make uclinux to work on xess board. simons 8196d 16h /
582 Several changes to make uclinux to work on xess board. simons 8196d 16h /
581 Several changes to make uclinux to work on xess board. simons 8196d 16h /
580 strsave changed to xstrdup markom 8196d 21h /
579 This commit was manufactured by cvs2svn to create tag 'start'. 8197d 19h /
578 Insight markom 8197d 19h /
577 info spr fixed markom 8198d 15h /
576 some risc test added markom 8198d 15h /
575 Not needed to be compiled with -O2 optimization any more. simons 8198d 18h /
574 fixed some tests to work markom 8198d 20h /
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8198d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.