OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 598

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
598 Fixed SR[EXR] (this is now actually SR[TEE]) lampret 8262d 01h /
597 Fixed OR1200_XILINX_RAM32X1D. lampret 8262d 01h /
596 SR[TEE] should be zero after reset. lampret 8262d 05h /
595 Fixed 'the NPC single-step fix'. lampret 8263d 00h /
594 removed temporary printf, which stayed in by accident markom 8263d 02h /
593 ctrl-c handling fixed markom 8263d 02h /
592 Added int_test. lampret 8263d 07h /
591 Added support for reading XILINX_RAM32X1D register file. lampret 8263d 07h /
590 Added test case for testing NPC read bug when doing single-step. lampret 8263d 07h /
589 No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC. lampret 8263d 07h /
588 New test added. simons 8263d 22h /
587 gdb messages disabled markom 8264d 00h /
586 ROM version is default. simons 8264d 01h /
585 This file is not used any more. simons 8264d 01h /
584 This files are not ment to be here. simons 8264d 01h /
583 Several changes to make uclinux to work on xess board. simons 8264d 01h /
582 Several changes to make uclinux to work on xess board. simons 8264d 01h /
581 Several changes to make uclinux to work on xess board. simons 8264d 01h /
580 strsave changed to xstrdup markom 8264d 07h /
579 This commit was manufactured by cvs2svn to create tag 'start'. 8265d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.