OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 650

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
650 Some cleanup. simons 8175d 03h /
649 Some cleanup. simons 8175d 03h /
648 fb now works in system memory markom 8176d 12h /
647 some changes to fb to make it compatible with HW markom 8177d 06h /
646 some bugs fixed markom 8177d 08h /
645 simple frame buffer peripheral with test added markom 8177d 12h /
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8178d 07h /
643 Quick bug fix. ivang 8178d 07h /
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8178d 07h /
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8178d 08h /
640 Merge profiler and mprofiler with sim. ivang 8178d 09h /
639 MMU cache inhibit bit test added. simons 8181d 00h /
638 TLBTR CI bit is now working properly. simons 8181d 00h /
637 Updated file names. lampret 8181d 01h /
636 Fixed combinational loops. lampret 8181d 01h /
635 Fixed Makefile bug. ivang 8181d 03h /
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.
ivang 8182d 04h /
633 Bug fix in command line parser. ivang 8182d 05h /
632 profiler and mprofiler merged into sim. ivang 8183d 00h /
631 Real cache access is simulated now. simons 8183d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.