OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 655

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
655 TLB registers addresses changed. simons 8171d 14h /
654 This is repaired in new versions of uClinux. simons 8171d 15h /
653 Some cleanup. simons 8171d 15h /
652 Some cleanup. simons 8171d 16h /
651 Some cleanup. simons 8171d 16h /
650 Some cleanup. simons 8171d 17h /
649 Some cleanup. simons 8171d 17h /
648 fb now works in system memory markom 8173d 02h /
647 some changes to fb to make it compatible with HW markom 8173d 21h /
646 some bugs fixed markom 8173d 22h /
645 simple frame buffer peripheral with test added markom 8174d 02h /
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8174d 21h /
643 Quick bug fix. ivang 8174d 21h /
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8174d 21h /
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8174d 22h /
640 Merge profiler and mprofiler with sim. ivang 8174d 23h /
639 MMU cache inhibit bit test added. simons 8177d 14h /
638 TLBTR CI bit is now working properly. simons 8177d 14h /
637 Updated file names. lampret 8177d 15h /
636 Fixed combinational loops. lampret 8177d 15h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.