OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 77

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
77 Regular update. lampret 8617d 03h /
76 regular update lampret 8617d 03h /
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8617d 03h /
74 Same as DMMU. lampret 8624d 02h /
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8624d 02h /
72 Added 'how to build GNU tools' lampret 8629d 03h /
71 Clean two typos. lampret 8634d 05h /
70 Basic setjmp/longjmp are ready. lampret 8634d 05h /
69 Sim debug. lampret 8636d 02h /
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8636d 03h /
67 Added simulator "application load". lampret 8636d 03h /
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.
lampret 8636d 03h /
65 Added DMMU stats. lampret 8636d 03h /
64 SPR bit definition moved to spr_defs.h. lampret 8636d 03h /
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).
lampret 8636d 03h /
62 OR1K DMMU model. lampret 8636d 03h /
61 2000-09-26 Joel Sherrill <joel@OARcorp.com>

* libc/sys/rtems/include/pthread.h: Added file missed by earlier
commit of RTEMS modifications.
joel 8650d 21h /
60 Memory model changed. lampret 8671d 06h /
59 2000-09-05 Joel Sherrill <joel@OARcorp.com>

* Merged newlib-1.8.2-rtems-20000905.diff which includes
or16 and or32 configuration support.
joel 8671d 17h /
58 This commit was manufactured by cvs2svn to create tag 'newlib-1-8-2'. 8677d 15h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.