OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 784

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
784 Added soem missing files. lampret 8136d 05h /
783 Added sim directory and sub files/dirs. lampret 8136d 05h /
782 Added the old SW directory. It needs to be updated for the new ORP environment and test cases moved to sw directory. lampret 8136d 05h /
781 Added design compiler scripts. However these are not ready for use yet .... They need to be updated for the ORP sources and ORP sources need to be updated as well. lampret 8136d 05h /
780 Added libraries. lampret 8136d 06h /
779 Added bench directory lampret 8136d 06h /
778 Added second type of Virtual Silicon two-port SRAM (for register file). Changed defines for VS STP RAMs. lampret 8136d 06h /
777 Changed define name from OR1200_MEM2REG_FAST to OR1200_IMPL_MEM2REG2 lampret 8136d 07h /
776 Updated defines. lampret 8136d 07h /
775 Optimized cache controller FSM. lampret 8136d 07h /
774 Removed old files. lampret 8136d 07h /
773 Changing directory structure ... lampret 8136d 08h /
772 Changing directory structure ... lampret 8136d 08h /
771 Added Makefile that is used to convert linux binary to loadable file for XSV board lampret 8137d 07h /
770 Maze application added. Mouse driver changed. simons 8138d 01h /
769 This commit was manufactured by cvs2svn to create tag 'first'. 8138d 05h /
768 This commit was generated by cvs2svn to compensate for changes in r767,
which included commits to RCS files with non-trunk default branches.		 lampret 8138d 05h /
767 First import of the XSV CPLD environment. lampret 8138d 05h /
766 Color bits position changed. simons 8138d 10h /
765 Kernel source files changed to enable allocation of blocks sizes above 1M. simons 8138d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.