OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 905

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
905 type 2 bb joining; few small bugs fixed; cmov edge condition added markom 8110d 09h /
904 duplicated memory loads (same location) can be removed markom 8110d 15h /
903 a few gui improvements markom 8111d 08h /
902 separated async and sync cond rst||... and fixed few other bugs in verilog generator; advanced cmov optimization markom 8111d 09h /
901 This commit was manufactured by cvs2svn to create tag 'before_ORP'. 8114d 03h /
900 Typing error fixed. mohor 8114d 03h /
899 Typing error fixed. mohor 8114d 04h /
898 l.movhi added; (signed) comparison bug fixed markom 8116d 08h /
897 improved CUC GUI; pre/unroll bugs fixed markom 8116d 08h /
896 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8119d 02h /
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8119d 02h /
894 Typing mistake fixed. simons 8121d 00h /
893 Ethernet tested on xess board. simons 8121d 00h /
892 This commit was manufactured by cvs2svn to create tag 'ats-stable'. 8121d 01h /
891 eth_ledc not positioned correctly. Fixed. mohor 8121d 01h /
890 Ethernet RXD pins were not positioned correctly. mohor 8121d 01h /
889 Modified Ethernet model. ivang 8121d 06h /
888 LCD 320x240 configuration added. simons 8121d 23h /
887 Some additional instructions fixes. simons 8122d 09h /
886 MMU registers reserved fields protected from writing. simons 8123d 08h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.