OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 921

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
921 atabug stable release rherveille 7979d 18h /
920 *** empty log message *** rherveille 7979d 18h /
919 stable release rherveille 7979d 18h /
918 sa command bug fixed markom 7980d 01h /
917 optimize cmovs bug fixed markom 7980d 01h /
916 MAC now follows software convention (signed multiply instead of unsigned). lampret 7980d 10h /
915 cuc main verilog file generation markom 7980d 22h /
914 SR[FO] is always set to 1. lampret 7981d 03h /
913 Executed log insns counter output in decimal instead of hex. lampret 7981d 03h /
912 Reset SR (and ESR) have TEE set to zero (no tick timer). lampret 7981d 03h /
911 Added instruction count to hardware executed log lampret 7981d 03h /
910 No arith and overflow flags by default. lampret 7981d 04h /
909 Bug fix. lampret 7982d 14h /
908 busy signal added markom 7986d 22h /
907 function calling generation; not tested yet markom 7986d 22h /
906 function dependency analysis added markom 7987d 02h /
905 type 2 bb joining; few small bugs fixed; cmov edge condition added markom 7987d 21h /
904 duplicated memory loads (same location) can be removed markom 7988d 03h /
903 a few gui improvements markom 7988d 20h /
902 separated async and sync cond rst||... and fixed few other bugs in verilog generator; advanced cmov optimization markom 7988d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.