OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 946

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
946 Added SRAM_GENERIC lampret 8021d 23h /
945 Changed logic when FLASH_GENERIC_REGISTERED lampret 8021d 23h /
944 Added OR1200_WB_RETRY. Moved WB registered outsputs / samples inputs into lower section. lampret 8021d 23h /
943 Added optional retry counter for wb_rty_i. Added graceful termination for aborted transfers. lampret 8021d 23h /
942 Delayed external access at page crossing. lampret 8021d 23h /
941 memory optimizations moved into main optimization loop markom 8024d 16h /
940 profiling and cuc can be made in one run markom 8025d 13h /
939 caller saved register r11 fixed markom 8025d 19h /
938 conditional facts does not work for assignments outside BB markom 8025d 20h /
937 added file; cleanup markom 8025d 20h /
936 simple conditional facts generation tested markom 8026d 16h /
935 Defined sections, fixed boot sequence. ivang 8027d 03h /
934 conditional facts generation markom 8027d 14h /
933 adding fact generation from conditionals; still under development markom 8027d 17h /
932 adv. dead code elimination; few optimizations markom 8027d 18h /
931 more CMOV optimizations; some bugs fixed; more complex optimization structure markom 8028d 12h /
930 more CMOV optimizations; cse tested markom 8028d 14h /
929 add - sfxx optimization markom 8031d 16h /
928 sfor instruction replaced by conditional cmov markom 8031d 17h /
927 problems with LRBB removal solved markom 8031d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.