OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 949

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
949 Added more WISHBONE protocol checks. Removed nop.log. Added general.log and lookup.log. lampret 7965d 12h /
948 Fixed reference name lampret 7965d 12h /
947 rty_i are unused - tied to zero. lampret 7965d 12h /
946 Added SRAM_GENERIC lampret 7965d 12h /
945 Changed logic when FLASH_GENERIC_REGISTERED lampret 7965d 12h /
944 Added OR1200_WB_RETRY. Moved WB registered outsputs / samples inputs into lower section. lampret 7965d 12h /
943 Added optional retry counter for wb_rty_i. Added graceful termination for aborted transfers. lampret 7965d 12h /
942 Delayed external access at page crossing. lampret 7965d 12h /
941 memory optimizations moved into main optimization loop markom 7968d 06h /
940 profiling and cuc can be made in one run markom 7969d 03h /
939 caller saved register r11 fixed markom 7969d 09h /
938 conditional facts does not work for assignments outside BB markom 7969d 09h /
937 added file; cleanup markom 7969d 10h /
936 simple conditional facts generation tested markom 7970d 05h /
935 Defined sections, fixed boot sequence. ivang 7970d 17h /
934 conditional facts generation markom 7971d 04h /
933 adding fact generation from conditionals; still under development markom 7971d 07h /
932 adv. dead code elimination; few optimizations markom 7971d 08h /
931 more CMOV optimizations; some bugs fixed; more complex optimization structure markom 7972d 02h /
930 more CMOV optimizations; cse tested markom 7972d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.