OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 970

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
970 Testbench is now running on ORP architecture platform. simons 7970d 21h /
969 Checking in except directory. lampret 7971d 12h /
968 Checking in utils directory. lampret 7971d 12h /
967 Checking in mul directory. lampret 7971d 12h /
966 Checking in cbasic directory. lampret 7971d 12h /
965 Checking in basic directory. lampret 7971d 12h /
964 Checking in support directory. lampret 7971d 12h /
963 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7971d 12h /
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 7971d 12h /
961 uart16550 RTL files renamed/added/removed. lampret 7971d 12h /
960 Directory cleanup. lampret 7971d 13h /
959 Fixed size of generic flash/sram to exactly 2MB lampret 7972d 12h /
958 Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run. lampret 7972d 12h /
957 Flash at 0x04000000 RAM at 0x00000000. Only MMU test works. simons 7972d 22h /
956 Changed to work with or32-uclinux tool chain. Everything works except keyboard test. simons 7973d 02h /
955 typos and grammar fixed markom 7974d 03h /
954 some debugging code cleanup markom 7974d 07h /
953 burst detection for bytes & halfwords added markom 7974d 07h /
952 Added or1200_monitor top. lampret 7974d 13h /
951 Updated file names lampret 7974d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.