OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 974

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
974 Enabled what works on or1ksim and disabled other tests. lampret 7959d 04h /
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 7961d 08h /
972 Interrupt suorces fixed. simons 7961d 08h /
971 Now even keyboard test passes. simons 7961d 11h /
970 Testbench is now running on ORP architecture platform. simons 7962d 00h /
969 Checking in except directory. lampret 7962d 15h /
968 Checking in utils directory. lampret 7962d 16h /
967 Checking in mul directory. lampret 7962d 16h /
966 Checking in cbasic directory. lampret 7962d 16h /
965 Checking in basic directory. lampret 7962d 16h /
964 Checking in support directory. lampret 7962d 16h /
963 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7962d 16h /
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 7962d 16h /
961 uart16550 RTL files renamed/added/removed. lampret 7962d 16h /
960 Directory cleanup. lampret 7962d 16h /
959 Fixed size of generic flash/sram to exactly 2MB lampret 7963d 15h /
958 Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run. lampret 7963d 15h /
957 Flash at 0x04000000 RAM at 0x00000000. Only MMU test works. simons 7964d 01h /
956 Changed to work with or32-uclinux tool chain. Everything works except keyboard test. simons 7964d 06h /
955 typos and grammar fixed markom 7965d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.