OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 977

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
977 Added store buffer. lampret 7991d 13h /
976 Added store buffer lampret 7991d 13h /
975 First checkin lampret 7991d 13h /
974 Enabled what works on or1ksim and disabled other tests. lampret 7991d 15h /
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 7993d 19h /
972 Interrupt suorces fixed. simons 7993d 20h /
971 Now even keyboard test passes. simons 7993d 22h /
970 Testbench is now running on ORP architecture platform. simons 7994d 11h /
969 Checking in except directory. lampret 7995d 03h /
968 Checking in utils directory. lampret 7995d 03h /
967 Checking in mul directory. lampret 7995d 03h /
966 Checking in cbasic directory. lampret 7995d 03h /
965 Checking in basic directory. lampret 7995d 03h /
964 Checking in support directory. lampret 7995d 03h /
963 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7995d 03h /
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 7995d 03h /
961 uart16550 RTL files renamed/added/removed. lampret 7995d 03h /
960 Directory cleanup. lampret 7995d 03h /
959 Fixed size of generic flash/sram to exactly 2MB lampret 7996d 03h /
958 Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run. lampret 7996d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.