OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 417

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
417 ITLB test tested on simulator. simons 8249d 17h /
416 IMMU bugs fixed. simons 8249d 17h /
415 DTLB test tested on simulator. simons 8250d 18h /
414 Stack section should not be loaded into mamory. simons 8251d 02h /
413 some section changes markom 8251d 03h /
412 *** empty log message *** simons 8251d 04h /
411 acv uart testsuite now works (without modem test) markom 8251d 07h /
410 MMU test added. simons 8252d 01h /
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8252d 07h /
408 Fixed errant rx_bd_num erez 8253d 03h /
407 Initial revision. simons 8253d 05h /
406 Renamed ethernet's RX_BD_ADR to RX_BD_NUM erez 8253d 06h /
405 Stepping trough l.jal and l.jalr fixed. simons 8254d 07h /
404 is_delayed() is used outside this file. simons 8254d 07h /
403 Prompt changed because ddd requires (gdb). simons 8254d 07h /
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8254d 12h /
401 *** empty log message *** simons 8257d 22h /
400 force_dslot_fetch does not work - allways zero. simons 8257d 22h /
399 Trap insn couses break after exits ex_insn. simons 8257d 22h /
398 added register field defines ivang 8260d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.