OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 579

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
579 This commit was manufactured by cvs2svn to create tag 'start'. 8340d 00h /
578 Insight markom 8340d 00h /
577 info spr fixed markom 8340d 19h /
576 some risc test added markom 8340d 20h /
575 Not needed to be compiled with -O2 optimization any more. simons 8340d 22h /
574 fixed some tests to work markom 8341d 00h /
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8341d 04h /
572 Some new bugs fixed. simons 8341d 13h /
571 Changed alignment exception EPCR. Not tested yet. lampret 8341d 13h /
570 Fixed order of syscall and range exceptions. lampret 8341d 15h /
569 Default ASIC configuration does not sample WB inputs. lampret 8342d 00h /
568 include command added to cfg script markom 8342d 01h /
567 Commit lapsus fixed. simons 8342d 01h /
566 Fast sim switch fixed. simons 8342d 02h /
565 Regular update for new test cases. lampret 8342d 04h /
564 Updated test cases to use l.nop K instead of l.mtspr 0x1234 and l.sys 20x. lampret 8342d 04h /
563 Added debug model for testing du. Updated or1200_monitor. lampret 8342d 04h /
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8342d 04h /
561 Tick timer is not connected to PIC. simons 8342d 17h /
560 some code cleanup markom 8345d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.