OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 643

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
643 Quick bug fix. ivang 8217d 22h /
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8217d 22h /
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8217d 22h /
640 Merge profiler and mprofiler with sim. ivang 8217d 23h /
639 MMU cache inhibit bit test added. simons 8220d 14h /
638 TLBTR CI bit is now working properly. simons 8220d 14h /
637 Updated file names. lampret 8220d 15h /
636 Fixed combinational loops. lampret 8220d 15h /
635 Fixed Makefile bug. ivang 8220d 17h /
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.
ivang 8221d 18h /
633 Bug fix in command line parser. ivang 8221d 19h /
632 profiler and mprofiler merged into sim. ivang 8222d 14h /
631 Real cache access is simulated now. simons 8223d 13h /
630 some bug fixes in store buffer analysis markom 8223d 22h /
629 typo fixed markom 8224d 01h /
628 This commit was manufactured by cvs2svn to create tag 'pre-GNU-merge'. 8224d 02h /
627 or32 restored markom 8224d 02h /
626 store buffer added markom 8224d 02h /
625 Bus error bug fixed. Cache routines added. simons 8224d 18h /
624 Added logging of writes/read to/from SPR registers. ivang 8224d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.