OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 106

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.
mihad 7623d 12h /
105 Wrong pci_bridge32.v file included in the project! mihad 7628d 19h /
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.
mihad 7628d 22h /
103 Added test application and modified files to support it. mihad 7675d 19h /
102 Cleanup! mihad 7675d 19h /
101 Added simulation files. mihad 7675d 19h /
100 Cleanup! mihad 7675d 19h /
99 Cleanup! mihad 7675d 19h /
98 Cleanup. mihad 7675d 19h /
97 Doing a little bit of cleanup. mihad 7675d 20h /
96 Update! mihad 7675d 20h /
95 Removed this file, because it was too large - long download time. mihad 7675d 20h /
94 Changed one critical PCI bus signal logic. mihad 7675d 20h /
93 Added a test application! mihad 7676d 03h /
92 Update! mihad 7676d 03h /
91 WebPack 5.2 constraint file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de) tadejm 7711d 17h /
90 WebPack 5.2 project file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de) tadejm 7711d 17h /
89 Burst 2 error fixed. mihad 7747d 18h /
88 Added the reset value parameter to the synchronizer flop module.
Added resets to all synchronizer flop instances.
Repaired initial sync value in fifos.
mihad 7753d 17h /
87 Updated acording to RTL changes. mihad 7765d 14h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.