URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 110

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
110	Module that converts slave WISHBONE B3 accesses to WISHBONE B2 accesses with CAB.	mihad	7769d 06h	/
109	There was missing path to hdl.var file.	tadejm	7773d 03h	/
108	Added 'three_left_out' to pci_pciw_fifo signaling three locations before full. Added comparison between current registered cbe and next unregistered cbe to signal wb_master whether it is allowed to performe burst or not. Due to this, I needed 'three_left_out' so that writing to pci_pciw_fifo can be registered, otherwise timing problems would occure.	tadejm	7773d 03h	/
107	Added status when checking disconnect with or without data. Before it was only retry, now there is stop and retry.	tadejm	7773d 03h	/
106	Added limited WISHBONE B3 support for WISHBONE Slave Unit. Doesn't support full speed bursts yet.	mihad	7778d 01h	/
105	Wrong pci_bridge32.v file included in the project!	mihad	7783d 09h	/
104	Found and simulated the problem in the synchronization logic. Repaired the synchronization logic in the FIFOs.	mihad	7783d 11h	/
103	Added test application and modified files to support it.	mihad	7830d 08h	/
102	Cleanup!	mihad	7830d 08h	/
101	Added simulation files.	mihad	7830d 09h	/
100	Cleanup!	mihad	7830d 09h	/
99	Cleanup!	mihad	7830d 09h	/
98	Cleanup.	mihad	7830d 09h	/
97	Doing a little bit of cleanup.	mihad	7830d 09h	/
96	Update!	mihad	7830d 09h	/
95	Removed this file, because it was too large - long download time.	mihad	7830d 09h	/
94	Changed one critical PCI bus signal logic.	mihad	7830d 09h	/
93	Added a test application!	mihad	7830d 17h	/
92	Update!	mihad	7830d 17h	/
91	WebPack 5.2 constraint file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de)	tadejm	7866d 07h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] - Rev 110

Filtering Options