OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 59

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7941d 14h /
58 Removed all logic from asynchronous reset network mihad 7946d 14h /
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7946d 20h /
56 Number of state bits define was removed mihad 7947d 11h /
55 Changed state machine encoding to true one-hot mihad 7947d 12h /
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7980d 13h /
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7980d 17h /
52 Oops, never before noticed that OC header is missing mihad 7980d 21h /
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7980d 21h /
50 Got rid of undef directives mihad 7983d 13h /
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7983d 13h /
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7983d 13h /
47 Known issues repaired mihad 7983d 19h /
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 7988d 13h /
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 7989d 19h /
44 Added for testing of Configuration Cycles Type 1 mihad 7989d 20h /
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 7989d 20h /
42 Removed out of date files mihad 8001d 20h /
41 This commit was manufactured by cvs2svn to create tag 'rel_00'. 8080d 11h /
40 From these Wrod files PDF were created - added future improvements tadej 8080d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.