URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 81

Rev	Log message	Author	Age	Path
81	Updated synchronization in top level fifo modules.	mihad	7807d 05h	/
80	This commit was manufactured by cvs2svn to create tag 'rel_4'.		7810d 10h	/
79	Updated.	mihad	7810d 10h	/
78	Old files with wrong names removed.	mihad	7810d 10h	/
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7810d 10h	/
76	TRDY output delay was 10 instead of 11. Repaired.	mihad	7813d 10h	/
75	Include statement moved out of off/on pragma as reported by Uwe.	mihad	7816d 10h	/
74	This commit was manufactured by cvs2svn to create tag 'rel_3'.		7816d 11h	/
73	Bug fixes, testcases added.	mihad	7816d 11h	/
72	* empty log message *	mihad	7863d 14h	/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7871d 06h	/
70	This commit was manufactured by cvs2svn to create tag 'rel_2'.		7908d 14h	/
69	Changed BIST signal names etc..	mihad	7908d 14h	/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7911d 23h	/
67	Changed BIST signals for RAMs.	tadejm	7912d 04h	/
66	Changed empty status generation in pciw_fifo_control.v	mihad	7915d 14h	/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7918d 13h	/
64	The testcase I just added in previous revision repaired	mihad	7918d 15h	/
63	Added additional testcase and changed rst name in BIST to trst	mihad	7918d 17h	/
62	Added BIST signals for RAMs.	mihad	7921d 10h	/