OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 88

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
88 Added the reset value parameter to the synchronizer flop module.
Added resets to all synchronizer flop instances.
Repaired initial sync value in fifos.
mihad 7762d 10h /
87 Updated acording to RTL changes. mihad 7774d 08h /
86 Entered the option to disable no response counter in wb master. mihad 7774d 08h /
85 Changed Vendor ID defines. mihad 7774d 12h /
84 Changed vendor ID. mihad 7778d 06h /
83 Cleaned up the code. No functional changes. mihad 7803d 05h /
82 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7817d 01h /
81 Updated synchronization in top level fifo modules. mihad 7817d 01h /
80 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7820d 06h /
79 Updated. mihad 7820d 06h /
78 Old files with wrong names removed. mihad 7820d 06h /
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7820d 06h /
76 TRDY output delay was 10 instead of 11. Repaired. mihad 7823d 06h /
75 Include statement moved out of off/on pragma as reported by Uwe. mihad 7826d 07h /
74 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7826d 07h /
73 Bug fixes, testcases added. mihad 7826d 07h /
72 *** empty log message *** mihad 7873d 11h /
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.
mihad 7881d 02h /
70 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7918d 10h /
69 Changed BIST signal names etc.. mihad 7918d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.